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ABSTRACT

A DC-to-DC converter having a transformer with a primary
and a tapped secondary, two serial output filter inductors
connected parallel with the secondary, a center output filter
inductor connected between the secondary tap and serial output inductors, two serially connected switches connected in
parallel with the two output inductors for receiving a signal to
control operation of the switches during steady state and an
output load connected between the serial connection of the
serial output inductors and serial switching devices. The
transformer primary side connected with double-ended primary-side topologies. The transformer secondary and output
filers configured to form a current tripler rectifier, current
quadtupler rectifier or current N-tuper rectifier. The output
filter inductors evenly share output current resulting in reduction of current and thermal stress during high current application and the rectification topology has simple driving for
synchronous rectifier application without increasing complexity of control and operation of primary-side topologies.
20 Claims, 11 Drawing Sheets
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ISOLATED DC-DC CONVERTERS WITH
HIGH CURRENT CAPABILITY

High switching frequency is an effective way to improve
power density, and topologies featuring high efficiency at
high switching frequency are desirable. In addition, topologies with even current and thermal stresses are also
demanded, especially for low voltage and high current applications. Because secondary-side conduction loss dominates
the overall power loss in isolated low-voltage high-current
de-de converters, secondary-side topologies are desirable to
have low conduction loss and well-distributed power dissipati on to improve overall conversion efficiency and satisfy thermal management requirement.
The present invention provides current tripler rectification
topology for high current applications. Basically, an additional inductor is added in the current doubler rectifier to help
share the load current, and each inductor carries only onethird of the load current. As a result, it has better power
dissipation than the conventional center-tapped and current
doubler topologies, leading to better thermal management
and potentially improved power density. In addition, compared to center-tapped rectifier, transformer secondary winding utilization is also improved and the transformer winding
conduction loss is reduced.

This application claims the benefit of priority to U.S. Provisional Patent Application No. 60/808,612 filed on May 26,
2006.
FIELD OF THE INVENTION
This invention relates to DC-to-DC converters and, in particular, to methods, systems, apparatus and devices for highdensity, high-frequency, and high efficiency isolated de-de
converters.

10

BACKGROUND AND PRIOR ART

15

There are three conventional rectifier topologies for low
voltage applications. FIG. la shows the prior art forward
rectifier with its main switching waveforms for steady-state
operation. As shown by the waveforms in FIG. lb, the rectifier transformer has unidirectional utilization. There is one
output filter inductor, which carries full load current, leading
to high current and thermal stresses for high current applica-

~~~~sfu~~~:~ ~~o~::;i~~~ei~~~~: 1~o:a~~:e:~:~~~

20

SUMMARY OF THE INVENTION
25

A primary objective of the invention is to provide new
magnetic design and always results in bulky inductor size and
methods, systems, apparatus and devices for a current tripler
hence inflexibility for PCB layout designs. As a result, the
secondary-side rectification topology for use in isolated de-de
forward rectification is not suitable for high current applicaconverters in high current applications.
tions.
A secondary objective of the invention is to provide new
30
For the center-tapped rectifier, the transformer utilization is
methods, systems, apparatus and devices for a current tripler
bi-directional, however, a single output filter inductor is used
secondary-side rectification for use in various primary
to carry the whole load current. The conventional centertopologies such as full bridge, half bridge and push pull
tapped rectifier is shown in FIG. 2a, and its key steady-state
topologies.
operation waveforms are shown in FIG. 2b. As shown, the 35
A third objective of the invention is to provide new methtransformer utilization are bi-directional, however, a single
ods, systems, apparatus and devices for a current tripler secoutput filter inductor is utilized to carry the whole load curondary-side rectification that has good thermal management,
rent. Therefore, the filter inductor suffers high current and
simplified magnetic design and low copper loss for inductor
thermal stresses for high current applications, resulting in
and transformer due to the fact that the load current is better
bulky inductor size and inflexibility for footprint budget and 40 distributed in three inductors.
PCB layout. Moreover, the transformer secondary windings
A forth objective of the present invention is to provide new
are not efficiently utilized due to the fact that one of two
methods, systems, apparatus and devices for a current tripler
tapped secondary windings conducts the full load current for
secondary-side rectification that has high current capability;
half of the switching period. Consequently, center-tapped
the rectification topology of the present invention has simple
rectifier is not well suited for high current applications.
45 driving for synchronous rectifier application without increasFIG. 3a shows a current doubler rectifier and the correing the complexity of the control and operation of primarysponding key steady-state operation waveforms are shown in
side topologies.
FIG. 3b. As shown, there are two output filter inductors, and
A fifth objective of the present invention is to provide new
each carries only half of the load current. Compared with
methods, systems, apparatus and devices for a current quacenter-tapped rectifier, the copper loss in the inductors is 50 drupler rectification topology.
reduced and inductor magnetic design is simplified since each
A sixth objective of the present invention is to provide new
inductor carries half of the load current, which results in
methods, systems, apparatus and devices for a current N-trubetter thermal management and design flexibility. In addition,
pler rectifier topology.
the transformer utilization is improved since the transformer
A seventh objective of the present invention is to provide
secondary winding is used for bi-directional currents over the 55 new methods, systems, apparatus and devices for secondarywhole switching cycle and the transformer winding carries
side rectification topology in isolated converters.
half of the load current.
The present invention provides a DC-to-DC converter havIn high-performance microprocessor and telecommunicaing a transformer with a primary side winding and a secondtion applications, the system operation speed and integration
ary side winding having a tap, at first and second output filter
density keeps increasing so that the required converter supply 60 inductor serially connected in parallel with the secondary
voltage continuously decreases while supply current continuwinding, a center output filter inductor having a first end and
ously increases due to the increasing power level requirea second end, the first end connected to the secondary tap and
second end connected to a serial connection of the first and
ment. Since real estate on printed circuit boards is limited,
high-current high-power-density power conversion is
second output inductor, a serially connected first and a second
demanded for microprocessor and telecommunication appli- 65 switching device connected in parallel with the first and seccations. In general, conversion efficiency and thermal manond output inductors for receiving a driving signal to control
agement are the restrictions against high power density.
the operation of the first and second switching devices during
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steady state operation and a output load connected between
the serial connection of the first and second output inductor
and the serial connection of the first and second switching
devices, wherein the output filter inductors evenly share an
output current resulting in a reduction in current and thermal
stress for high current application. The input stage applying
ac voltage to the primary side winding of the transformer is a
double-ended primary-side topology, such as a half bridge
primary topology, a full bridge primary topology and a pushpull primary topology.
In a first embodiment, the transformer secondary winding
is a center-tapped secondary winding and the transformer has
a turns ration is n: 1: 1 and the center output filter inductance
includes a third output filter inductor forming a current tripler
rectification topology, wherein the current tripler rectifier
control and operation of the primary side topologies is the
same as used for conventional center-tapped and current doubler rectifiers.
In a second embodiment, the transformed secondary side
winding has a first and a second tap, the first tap between a
first and second secondary winding and the second tap
between the second secondary winding and a third secondary
winding and the center output filter inductors include a fourth
output filter inductor connected between the first tap and the
serial connection of the first and second output filter inductors
and a fifth output filter inductor connected between the second tap and the serial connection of the first and second output
filter inductors forming a current quadrupler rectifier,
wherein the first, second, fourth and fifth output filter inductors evenly share a load current and the transformer secondary
side winding carries partial load current to have higher current capability for DC-DC conversion.
Another embodiment of the present invention provides a
current N-tupler, wherein the transformer includes N-1 secondary-side windings having N-2 secondary taps between
adjacent secondary side windings and the center output filter
inductor includes N output filter inductors, one end of each
output filter inductors connected to one of the (N-2) secondary side taps, the other end of the N output filter inductors
connected to the serial connection of the first and second
output filter inductors to form the N-tupler rectifier, wherein
each of the N output filter inductors evenly shares 1/N load
current.
Further objects and advantages of this invention will be
apparent from the following detailed description of preferred
embodiments which are illustrated schematically in the
accompanying drawings.

FIG. Sa is schematic diagrams showing operation of the
current tripler rectifier during a first mode of operation,
respectively, according to the present invention.
FIG. Sb is schematic diagrams showing operation of the
current tripler rectifier during a second mode of operation,
respectively, according to the present invention.
FIG. Sc is schematic diagrams showing operation of the
current tripler rectifier during a third mode of operation,
respectively, according to the present invention.
FIG. Sd is schematic diagrams showing operation of the
current tripler rectifier during a fourth mode of operation,
respectively, according to the present invention.
FIG. 6 is a schematic diagram of a current quadrupler
rectifier topology according to the present invention.
FIG. 7 shows waveforms corresponding to steady state
operation of the current quadrupler rectifier shown in FIG. 6.
FIG. 8 is a schematic diagram ofa current N-tupler rectifier
topology according to the present invention.
FIG. 9 shows waveforms produced from an experimental
prototype according to the present invention.
FIG. 10 is a graph showing the efficiency comparison for
an input voltage of 48V.
FIG.11 is a table showing a comparison between the topology of the present invention and the conventional centertapped and current-doubler rectifiers.
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BRIEF DESCRIPTION OF THE FIGURES
50

FIG. la is a schematic diagram of a prior art forward
rectifier (half-wave rectifier).
FIG. lb shows waveforms corresponding to steady state
operation of the forward rectifier shown in FIG. la.
FIG. 2a is a schematic diagram of a prior art center-tapped
rectifier.
FIG. 2b shows waveforms corresponding to steady state
operation of the center-tapped rectifier shown in FIG. 2a.
FIG. 3a is a schematic diagram of a prior art current doubier rectifier.
FIG. 3b shows waveforms corresponding to steady state
operation of the current doubler rectifier shown in FIG. 3a.
FIG. 4a is a schematic diagram of a current tripler rectifier
of the present invention.
FIG. 4b shows waveforms corresponding to steady state
operation of the current tripler rectifier shown in FIG. 4a.

DESCRIPTION OF THE PREFERRED
EMBODIMENTS
Before explaining the disclosed embodiments of the
present invention in detail it is to be understood that the
invention is not limited in its application to the details of the
particular arrangements shown since the invention is capable
of other embodiments. Also, the terminology used herein is
for the purpose of description and not of limitation.
The method, system, apparatus and device of the present
invention provides a current trip Ier rectification (CTR) topology and the key steady-state operation waveforms are shown
in FIGS. 4a and 4b, respectively. There are three output filter
inductors Lu L 2 andL 3 and thetransformerTx secondary side
is center-tapped. The primary ac voltage pulse can be generated by state-of-the-art topologies such as push-pull, half
bridge and full bridge primary-side topologies. The transformer turns ratio is n: 1: 1 as labeled.
Ignoring the leakage inductance and applying ac voltage
pulse to the primary side of the transformer Tx as shown in
FIG. 4, according to volt-second balance across the inductors,
the output voltage is obtained in terms of duty cycle and input
voltage.

55

Vo = 2. D. Vin

(0 :;; D :;; 0.5)

(1)

n

60

65

where V,n is the input voltage, and Dis the steady-state duty
cycle value. The de voltage gain of the above current tripler
rectifier is the same for both the center-tapped and the current
doubler rectification topologies. By removing either the
inductor L 3 , or by removing both the inductors L 1 and L 2 from
the topology of the present invention, these respective conventional topologies are obtained.
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Neglecting the inductor current ripple, each inductor's de
current is one third of the load current:

topology at t 1 . Switches SR 1 and SR2 are both on, as shown by
the thick black lines in FIG. Sb, to provide a freewheeling path
for the three filter inductor currents i u i 2 and i3. As shown by
the three inductor current waveforms in FIG. 4b, the three
output inductors L 1 , L 2 and L 3 are all linearly discharged by
the output voltage V 0 , and the three inductor currents
decrease at the same slope as follows:

(2)

where I0 is the load current. When the applied ac pulse is
absolutely symmetrical, the de bias of the transformer's magnetizing current is zero:

5

10

(3)

The operation principle of the current tripler rectifier is
described by four operation modes as shown in FIGS. Sa-Sd,
when a symmetrical ac pulse signal is applied to the primary
side of the transformer. For this description of circuit operation, the following assumptions are made:
The converter operates in steady state.
Components are considered ideal except otherwise indicated.
Leakage inductance L 1 is neglected.
In FIGS. Sa-d, the active portion of the circuit is shown
with bold lines while the inactive circuitry is shown with thin
black lines. As shown in FIG. Sa in conjunction with the
waveforms shown in FIG. 4b, in Mode 1 (t 0 <t<t 1 ); At t0 , the
positive voltage v,n is applied to the primary side of transformer Tx. Switch SR 1 is turned off and SR2 is on. The
inductor L 1 is linearly charged by voltage

dii1

Tr

15

20

25

Vo
L1

(7)

(8)

dii2

Vo

Yr

Li

dii3
dit

L,

(9)

Vo

showing that each of the three inductor currents during Mode
2 are approximately one-third of the output current Ij3.
FIG. Sc shows an operational circuit during Mode 3
(t 2 <t<t3 ). As shown in FIG. 4b, at t 2 the negative voltage -V,n
is applied to the primary-side of the transformer. Switch SR 1
is on and SR2 is turned off. The inductor L 1 is linearly discharged by the output voltage V 0 , and the inductor L 1 current
i 1 freewheels as shown in FIG. 4b and decreases at the following slope:

30

v

(10)

)

2· _
_
m -Vo'
( n

and in the inductor L 1 current L 3 linearly increases as shown
in FIG. 4b at the slope:

The inductor L 2 is charged by the difference voltage
35

(

v

)

2· _
_
m -Vo'
n

(4)

40

and the inductor current i3 linearly increases at the slope:
where V 0 is the output voltage and n is the transformer's turns
ratio. The inductor L 3 is linearly charged by voltage difference between the reflected input voltage in the secondary side
and the output voltage, and inductor current i 3 is increasing
with the slope:

45

2·V
__
m -Vo

(11)

n

The inductor L 3 is linearly charged by difference voltage
(5)

50

dii3
dit

During the Mode 1 interval shown in FIG. Sa, inductor L 2 is
discharged by the output voltage V 0 • The inductor current i 2
freewheels through output capacitor C 0 and SR2 , and
decreases linearly shown in FIG. 4b at the following slope:

55

and i3 increases with the slope:

(12)

60
(6)

Referring to FIG. Sb in conjunction with FIG. 4b, in Mode
2 (t 1 <t<t2 ) the transformer Tx primary is shorted or opened
according to the operation and control of the primary-side

65

The operational circuit for Mode 4 is shown in FIG. Sd forthe
time period (t 3 <t<t4 ). At t3 , the transformer primary side
voltage becomes zero, and it repeats the same freewheeling
mode as shown in FIG. 4b and described for Mode 2 operation
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until the time instant t 4 . As shown, the three inductor currents
decrease with the same slope as:

rectification technique of the present invention is the simplest
magnetic design for inductors because of the reduction in the
inductor de current.
Besides, the current tripler rectifier has better transformer
utilization and lower transformer winding conduction loss
than the center-tapped rectification in that the secondary
winding in the rectifier is used all over the switch cycle and
only carries partial load current when conducting. As shown
in FIG. 11, transformer secondary winding rms current in the
current tripler rectifier is also lower than that in the centertapped rectifier.
Also, the addition of the third inductor is a benefit to PCB
layout design and power density improvement. Since the
physical size of the magnetic core is proportional to the
energy stored in it
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The operation mode returns to Mode 1 after Mode 4, and a
next switch cycle starts.
The current tripler rectification topology of the present
invention can be used with double-ended primary-side
topologies such as push-pull, half bridge and full bridge.
There is no difference between the current tripler rectifier and
the conventional center-tapped and current doubler rectifiers
in terms of the control and operation of the primary-side
topologies. In addition, the driving signals for the secondaryside synchronous rectifiers (SRs) are identical to those for the
conventional center-tapped and current doubler rectifiers.
In the topology of the present invention described above,
there are three output inductors L 1 , L 2 and L 3 evenly sharing
the load current I0 and thus the current stress is relieved in
high current applications. As a result, the inductors design is
simplified and better thermal management is achieved.
Detailed comparison between the topology of the present
invention and the conventional center-tapped and currentdoubler rectifiers are shown in the table of FIG. 11. For fair
comparison, assume that three rectifiers operate with the
same switching frequency and have the identical input and
output voltages, as well as equal load currents and output
ripple currents. Current values in Table 1 do not reflect the
effect of the ac components in the inductor currents for the
purpose of simplicity.
FIG. 11 shows that the current tripler rectifier has the same
de voltage gain as the center-tapped and current doubler rectifiers, and as a result, the steady-state duty cycle values are
also the same. In addition, therms current and voltage stress
of synchronous rectifiers are the same. As mentioned above,
the driving signals for the synchronous rectifiers are also the
same. Therefore, the design of the primary-side circuits,
transformer and synchronous rectifiers are the same for the
three compared rectification topologies.
The inductor currents in the current tripler rectifier are only
one-third of that in the center-tapped rectifier, while the individual inductor currents in the current doubler rectifier are
half of that in the center-tapped rectifier. However, to achieve
the same output ripple current, the filter inductance in the
current doubler rectifier need to be doubled, and the filter
inductance in the current tripler rectifier need to be tripled as
shown in FIG. 11. One of the distinct features for the current
tripler rectifier is its better current distribution and possible
lower power dissipation across the power train, which alleviates difficulties in thermal management and packaging for
high current applications, which leads to potentially
increased power density.
Since the load current is evenly shared by three independent output inductors as shown in FIG. 11, the topology has
the lowest total inductor copper loss as compared with the
center-tapped and the current doubler rectifier given identical
de resistance for each inductor. Another advantage of the
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the total volume of three inductors should be the same as that
of the current doubler rectifier and the center-tapped rectifier.
For discrete magnetics approach, the individual inductor size
is reduced, which makes PCB layout design more flexible.
Further converter size reduction can benefit from integrated
magnetics and correspondingly increase the power density.
Therefore, compared to the center-tapped rectifier and the
current doubler rectifier, the current tripler topology of the
present invention has high current capability, well-distributed
power dissipation and good thermal management for high
current applications.
The current tripler rectification concept of the present
invention can be extended to the Current Quadrupler rectifier
topology as shown in FIG. 6. FIG. 7 shows the current quadrupler rectifier's key waveforms for steady-state operation
for Mode 1, Mode 2, Mode 3 and Mode 4. Like the current
tripler rectifier previously described, the four individual
inductors Lu L 2 , L 3 and L4 evenly share the load current I 0
and the transformer secondary side winding carries partial
load current in the current quadrupler rectifier. As a result, the
current quadrupler has even higher current capability and
better thermal management than the current tripler topology.
Since each inductor current is only one fourth ofload current,
the inductor magnetic design is further simplified than that in
the current tripler rectifier. However, the transformer design is
more complex since there are three secondary windings. As a
result, there's a trade-off in selection of rectifier topologies.
In general, the current tripler rectification concept can be
extended to the current N-tupler rectifier as shown in FIG. 8.
In this example, there are (N-1) transformer secondary-side
windings and N inductors in the current N-tupler rectification
topology. Each inductor evenly shares
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load current, leading to more evenly distributed power dissipation over the power train and thus easier power management. As a matter of fact, current doubler and current tripler
rectifiers are particular examples of the current N-tupler
topologies where N is two and three, respectively.
Similar to the current tripler rectifier, the inductor magnetic
design is simplified due to the reduction of the de bias current
and it has the same control and operation of primary side
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topology as conventional current doubler rectifier without
any complexity increase in driving circuitry for switches SRs.
However, the current N-tupler rectifier becomes impractical
for higher current output when N is larger than four because
there are too many filter inductors and secondary-side windings for the transformer resulting in complicated transformer
structure as shown in FIG. 8.
An experimental prototype of the symmetrical half bridge
de-de converter with the current tripler rectifier was built with
the nominal input voltage 48\7, output voltage 1.2V, and
maximum load current of 45 A. In the prototype, Si7456 is
used for two main switches S 1 and S2 of the primary-side half
bridge converter, and Si7868 MOSFET manufactured by
Vishay is used for the secondary-side synchronous rectifier
SR 1 and SR2 , two in parallel each side. Core ER14.5/3F3
Manufactured by Bobbin is selected as the planar transformer
with turns ratio of12:1:1. The converter runs at the switching
frequency of 211 kHz and each output inductor has an inductance value of0.8 µHand DCR value of0.588 mQ.
The experimental current waveforms iu i 2 and i 3 of the
topology of the present invention are shown in FIG. 9 as well
as the transformer primary voltage waveform V,n. As shown,
the load current is evenly distributed in the three inductors.
Removing the inductor L 3 from the topology of the present
invention, the converter becomes the conventional half bridge
de-de converter with the current doubler synchronous rectifier. FIG.10 compares the efficiency curves between the CTR
rectifier and the conventional current doubler rectifier at
V,n =48\7, which are measured with the same primary-side
half bridge de-de converter respectively. As shown, the current triper rectifier achieves up to 1.5% efficiency improvement over the current doubler rectifier at 45 A load, which
verifies that the topology is advantageous over the conventional current doubler rectifier. Noting that the efficiency
improvement increases with the load current in FIG. 10 verifies that the current tripler rectifier is more suitable for high
current applications than the current doubler rectifier and
significant efficiency improvement is expected for higheroutput current.
While the invention has been described, disclosed, illustrated and shown in various terms of certain embodiments or
modifications which it has presumed in practice, the scope of
the invention is not intended to be, nor should it be deemed to
be, limited thereby and such other modifications or embodiments as may be suggested by the teachings herein are particularly reserved especially as they fall within the breadth
and scope of the claims here appended.
We claim:
1. A DC-to-DC converter comprising:
a transformer having a primary side winding and a secondary side winding having a secondary tap;
an input voltage source for applying ac voltage to the
primary side winding of the transformer;
a first and second output filter inductor serially connected
in parallel with the secondary side winding;
a center output filter inductor having a first end and a
second end, the first end connected to the secondary tap
and second end connected to a serial connection of the
first and second output inductor;
a serially connected first and a second switching device
connected in parallel with the first and second output
inductors for receiving a driving signal to control the
operation of the first and second switching devices during steady state operation; and
a output load connected between the serial connection of
the first and second output inductor and the serial connection of the first and second switching devices,

wherein the output filter inductors evenly share an output current resulting in a reduction in operational stress
during high current application.
2. The DC-to-DC converter of claim 1, wherein the input
voltage source comprises:
a double-ended primary-side topology.
3. The DC-to-DC converter of claim 2, wherein the doubleended primary-side topology comprises:
a half bridge primary topology.
4. The DC-to-DC converter of claim 2, wherein the doubleended primary-side topology comprises:
a full bridge primary topology.
5. The DC-to-DC converter of claim 2, wherein the doubleended primary-side topology comprises:
a push-pull primary topology.
6. The DC-to-DC converter of claim 1, wherein the transformer secondary side winding comprises:
a center-tapped secondary side winding, wherein the transformer turns ration is n: 1: 1.
7. The DC-DC converter of claim 6, wherein the center
output filter inductor comprises:
a third output filter inductor forming a current tripler rectification topology, wherein the current tripler rectifier
control and operation of the primary side topologies is
the same as used for conventional center-tapped and
current doubler rectifiers.
8. The DC-DC converter of claim 1, wherein the input
voltage pulse comprises:
a symmetrical ac pulse signal for controlling an operation
of the first and second switching devices for four modes
of operation during each switching cycle.
9. The DC-to-DC converter of claim 8, wherein the four
modes of operation comprise:
a first mode when the symmetrical ac pulse signal applied
to the transformer primary side winding is positive,
wherein the first switching device is turned off and the
second switching device is turned on;
a second mode when the symmetrical ac pulse signal
applied to the transformer primary side winding is a zero
voltage, wherein the first and second switching devices
are turned on;
a third mode when the symmetrical ac pulse signal applied
to the transformer primary side winding is a negative
input voltage, wherein the first switching device is
turned on and the second switching device is turned off;
and
a fourth mode when the symmetrical ac pulse signal
applied to the transformer primary side winding is zero
voltage, wherein the first and second switching devices
are turned on.
10. The DC-to-DC converter of claim 1, wherein the transformed secondary side winding comprises:
a first and a second tap, the first tap between a first and
second secondary winding and the second tap between
the second secondary winding and a third secondary
winding.
11. The DC-to-DC converter of claim 10, wherein the
center output filter inductor comprises:
a fourth output filter inductor connected between the first
tap and the serial connection of the first and second
output filter inductors; and
a fifth output filter inductor connected between the second
tap and the serial connection of the first and second
output filter inductors forming a current quadrupler rectifier, wherein the first, second, fourth and fifth output
filter inductors evenly share a load current and the trans-
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former secondary side winding carries partial load current to have higher current capability for DC-DC convers10n.
12. The DC-to-DC converterof claim 11, wherein the input
voltage source comprises:
a half bridge primary topology.
13. The DC-to-DC converterof claim 11, wherein the input
voltage source comprises:
a full bridge primary topology.
14. The DC-to-DC converterof claim 11, wherein the input
voltage source comprises:
a push-pull primary topology.
15. The DC-to-DC converter of claim 1, wherein the transformer tapped secondary comprises:
N-1 secondary-side windings having N-2 secondary taps
between adjacent secondary side windings.
16. The DC-to-DC converter of claim 15, wherein the
center output filter inductor comprises:
N output filter inductors, one end of each output filter
inductors connected to one of the (N-2) secondary side

taps, the other end of the N output filter inductors connected to the serial connection of the first and second
output filter inductors to form a N-tupler rectifier,
wherein each of the N output filter inductors evenly
shares 1/N load current.
17. The DC-DC converter of claim 16, wherein the input
voltage pulse comprises:
a symmetrical ac pulse signal for controlling an operation
of the first and second switching devices for four modes
of operation during each switching cycle.
18. The DC-to-DC converterof claim 16, wherein the input
voltage source comprises:
a half bridge primary topology.
19. The DC-to-DC converter of claim 16, wherein the input
voltage source comprises:
a full bridge primary topology.
20. The DC-to-DC converterof claim 16, wherein the input
voltage source comprises:
a push-pull primary topology.
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